UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/813,564	03/30/2004	Bertrand Bertrand	02RO42254500	4127	
27975 7590 08/13/2007			EXAMINER		
ALLEN, DYER, DOPPELT, MILBRATH & GILCHRIST P.A. 1401 CITRUS CENTER 255 SOUTH ORANGE AVENUE P.O. BOX 3791	TRA, ANH QUAN				
P.O. BOX 3791 ORLANDO, FL 32802-3791		PAPER NUMBER			
01(2) 11 (2 0) 11			2816		
			MAIL DATE	DELIVERY MODE	
			08/13/2007	PAPER	

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

*		Application No.	Applicant(s)	
Office Action Summary		10/813,564	BERTRAND ET AL.	
		Examiner	Art Unit	
		QUAN TRA	2816	
5	The MAILING DATE of this communication app	l .	· · ·	
THE - Exte after - If the - If NC - Failu Any earn	ORTENED STATUTORY PERIOD FOR REPL MAILING DATE OF THIS COMMUNICATION. nsions of time may be available under the provisions of 37 CFR 1.1 SIX (6) MONTHS from the mailing date of this communication. e period for reply specified above is less than thirty (30) days, a repl period for reply is specified above, the maximum statutory period are to reply within the set or extended period for reply will, by statute reply received by the Office later than three months after the mailing ed patent term adjustment. See 37 CFR 1.704(b).	36(a). In no event, however, may a up within the statutory minimum of thin will apply and will expire SIX (6) MON. cause the application to become Al	eply be timely filed  y (30) days will be considered timely.  THS from the mailing date of this communication.	
Status				
2a)⊠	Responsive to communication(s) filed on 7/5/0 This action is <b>FINAL</b> . 2b) This Since this application is in condition for allowarclosed in accordance with the practice under E	s action is non-final.  nce except for formal matt		
Disposit	ion of Claims			
5)□ 6)⊠ 7)□	Claim(s) 12,13,16-23,26-33 and 36-42 is/are page 4a) Of the above claim(s) is/are withdraw Claim(s) is/are allowed.  Claim(s) 12,13,16-23,26-33 and 36-42 is/are reclaim(s) is/are objected to.  Claim(s) are subject to restriction and/or	wn from consideration.		
Applicat	ion Papers			
10)	The specification is objected to by the Examine The drawing(s) filed on is/are: a) acc Applicant may not request that any objection to the Replacement drawing sheet(s) including the correct The oath or declaration is objected to by the Examine	epted or b) objected to drawing(s) be held in abeyar tion is required if the drawing	ce. See 37 CFR 1.85(a). (s) is objected to. See 37 CFR 1.121(d).	
Priority (	under 35 U.S.C. § 119		,	
a)	Acknowledgment is made of a claim for foreign All b) Some * c) None of:  1. Certified copies of the priority document 2. Certified copies of the priority document 3. Copies of the certified copies of the priority application from the International Bureau See the attached detailed Office action for a list	s have been received. s have been received in A rity documents have been u (PCT Rule 17.2(a)).	pplication No received in this National Stage	
Attachmen	t(s)			
2)  Notice (3)  Information	ce of References Cited (PTO-892) ce of Draftsperson's Patent Drawing Review (PTO-948) mation Disclosure Statement(s) (PTO-1449 or PTO/SB/08) or No(s)/Mail Date	Paper No(s	Summary (PTO-413) s)/Mail Date nformal Patent Application (PTO-152) 	

Application/Control Number: 10/813,564

Art Unit: 2816

## **DETAILED ACTION**

This office action is in response to the amendment filed 7/5/07. The rejection in previous office action is maintained.

## Claim Rejections - 35 USC § 102

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 2. Claims 12, 13, 16-23, 26-33 and 36-42 are rejected under 35 U.S.C. 102(b) as being anticipated by Naura (USP 6127898).

As to claim 12, Naura discloses in figure 5 a comparator (circuit on the right of capacitor C) with two thresholds comprising: a two-threshold latch including an input (E) and an output (S) respectively forming an input and an output of the comparator, and including a first node (C) between a first power supply terminal (Vdd) and the output of the comparator; and a first negative feedback loop (T5, T7', T8) acting on the first node for setting a first threshold of the comparator as a function of a first power supply potential (Vdd or ground) applied to the first power supply terminal, and as a function of a first reference potential (Vref1), wherein the first threshold is a voltage rise triggering threshold (the first feedback loop controls the output pull up threshold at node C. Therefore, it is considered as voltage rise triggering threshold), and the first reference potential (1 volt, col. 5, lines 34-36) is less than or equal to the first power supply potential, which is positive, and wherein a difference between the first power supply potential and the first reference potential is positive (figure 6 shows that VDD is equal to 5 volts; therefore, VDD – Vref1 is about 4 volts which is positive) and increases as a function of the first power supply potential to limit an increase in the first threshold when the first power supply

Application/Control Number: 10/813,564

Art Unit: 2816

potential increases (Col. 5, lines 30-40, teaches Vref is constant. Therefore, when Vdd increases, the different between Vdd and Vref1 also increases).

As to claim 13, figure 5 shows that the two-threshold latch further includes a second node (D) between a second power supply terminal and the output of the comparator; and further comprising a second negative feedback loop (T6, T9', T10) for setting a second threshold of the comparator as a function of a second power supply potential (ground or Vdd) applied to the second power supply terminal, and as a function of a second reference potential (Vref2).

As to claim 16, figure 5 shows that the second threshold is a voltage drop triggering threshold (the second feedback loop controls the output pull-down at node D. Therefore, it is considered as voltage drop threshold), and the second reference potential is greater than or equal to the second power supply potential, which is ground.

As to claim 17, figure 5 shows that the first negative feedback loop comprises first and second transistors (T5, T7') each comprising a source, a drain and a gate, with the source of the first transistor being connected to the first node, the gate of the first transistor being connected to the source of the second transistor, the gate of the second transistor being connected to the output of the comparator, the first power supply potential (ground) being applied to the drain of the first transistor, and the first reference potential being applied to the drain of said second transistor.

As to claim 18, figure 5 shows that the first negative feedback loop further comprises a third transistor (T8) comprising a drain connected to the gate of the first transistor, a gate connected to the output of the comparator, and a source connected to the second power supply potential (Vdd).

As to claim 19, figure 5 shows the second negative feedback loop comprises fourth and fifth transistors (T6, T9') each comprising a source, a drain and a gate, with the source of the

fourth transistor being connected to the second node, the gate of the fourth transistor being connected to the source of the fifth transistor, the gate of the fifth transistor being connected to the output of the comparator, the second power supply potential being applied to the drain of the fourth transistor, and the second reference potential being applied to the drain of the fifth transistor.

As to claim 20, figure 5 shows that the second negative feedback loop further comprises a sixth transistor (T10) comprising a drain connected to the gate of the fourth transistor, a gate connected to the output of the comparator, and a source connected to the first power supply potential.

As to claim 21, figure 5 shows that the two-threshold latch comprises a plurality of transistors (T1-T4) series-connected between the first power supply terminal and a second power supply terminal, the plurality of transistors each comprising a gate connected together and to the input of the two-threshold latch, the plurality of transistors including seventh and eight transistors (T1, T2) having a first type of conductivity, and ninth and tenth transistors having a second type of conductivity (T3, T4).

As to claim 22, figure 5 shows that the eight and ninth transistors each comprises a drain connected together, and wherein the two-threshold latch further comprises an inverter (3) connected between the drain of the eighth and ninth transistors and the output of the comparator.

Claims 23, 26-33 and 36-42 recite similar limitations of claims above. Therefore, they are rejected for the same reasons.

## Response to Arguments

3. Applicant's arguments have been fully considered but they are not persuasive.

Art Unit: 2816

Applicant argues that circuit CP1 is not setting the voltage "rise" trigger threshold of the comparator. Applicant's original specification does not define what is "voltage rise trigger threshold" and "voltage drop trigger threshold". Further, those limitations are not disclosed in the specification. Naura teaches that transistor T5 sets threshold voltage Vb, and "when the voltage VE on the gate of transistor T1 is low enough (<Vb), transistor T1 succeeds in causing the voltage at node C to rise again, making transistor T2 conductive", Col 3, lines 45-52. Thus, the voltage Vb is the set threshold voltage level that triggers voltage at node C to rise, thereby causing voltage at node S to rise. Transistor T5 is controlled by circuit CP1. Therefore, with broadest reasonable interpretation, circuit CP1 set the claimed "voltage rise trigger threshold of the comparator".

Applicant further states that "the examiner provides no cite for his contention regarding "output pull up threshold". However, Col 3, lines 45-52, teaches that transistors T1 and T2 are on when the input is lower than threshold voltage Vb. Thus, node S is pulled up when transistor T1 and T2 is on. Therefore, Vb is considered as the pull-up threshold.

Applicant further argues that Vref1 does not influence the voltage at node C. The examiner respectfully disagrees. As shown, Vref1 is applied to the drain/source of transistor T7. Thus, when transistor T7 is on, Vref1 is applied to the gate of transistor T5, thereby sets current/voltage at node C. Therefore, Vref influence the voltage at node C.

Applicant further argues that the Examiner fails to cite any portion of Naura disclosing where the "output pull up threshold" is a function of Vdd or is limited by it. However, nowhere in the claims recite such limitations. The claim recites that "the difference between the first power supply potential and the first reference potential is positive and increases as a function of the first power supply potential to limit an increase in the voltage rise triggering threshold when the first power supply potential increases". Naura teaches that Vref1 is constant and sets the pull

Art Unit: 2816

up trigger threshold. Thus, the pull up trigger threshold is constant when Vref1 is constant. If Vref1 increases when Vdd increases, then the pull-up trigger threshold was also increases. However, because Vref1 is constant, causing the difference between Vdd and Vref1 increases when Vdd increases, the pull-up threshold is constant. Therefore, the pul-up threshold is limited by the difference between Vdd and Vref1.

Applicant further argues that Vref1 of Naura cannot be less than or equal to GND ground-zero potential of Naura nor be poslitive, relationships recited within the independent claims. However, nowhere in the claims require Vref1 to be less than or equal to ground potential.

## Conclusion

4. **THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to QUAN TRA whose telephone number is 571-272-1755. The examiner can normally be reached on 8:00 AM - 5:00 PM.

Art Unit: 2816

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Drew N. Richards can be reached on 571-272-1769. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

QUAN TRA PRIMARY EXAMINER ART UNIT 2816

August 7, 2007